![John McCalpin's blog » Blog Archive » Disabled Core Patterns and Core Defect Rates in Intel Xeon Phi x200 (Knights Landing) Processors John McCalpin's blog » Blog Archive » Disabled Core Patterns and Core Defect Rates in Intel Xeon Phi x200 (Knights Landing) Processors](https://sites.utexas.edu/jdm4372/files/2021/05/KNL_CHA_numbering.png)
John McCalpin's blog » Blog Archive » Disabled Core Patterns and Core Defect Rates in Intel Xeon Phi x200 (Knights Landing) Processors
![Supermicro | News | Supermicro® Highlights HPC Optimized 1U 100Gbps 48-Port Intel® Omni-Path Based Switch and 2U TwinPro²™ SuperServer® Solutions at SC'15 Supermicro | News | Supermicro® Highlights HPC Optimized 1U 100Gbps 48-Port Intel® Omni-Path Based Switch and 2U TwinPro²™ SuperServer® Solutions at SC'15](https://www.supermicro.com/a_images/newsroom/pressreleases/press151116_SMCI_Intel_OPA_KNL_SSF_Solutions.png)
Supermicro | News | Supermicro® Highlights HPC Optimized 1U 100Gbps 48-Port Intel® Omni-Path Based Switch and 2U TwinPro²™ SuperServer® Solutions at SC'15
![Intel Supermicro Xeon Phi x200 Kinghts Landing Dev Station Booting Windows and Running Cinebench - YouTube Intel Supermicro Xeon Phi x200 Kinghts Landing Dev Station Booting Windows and Running Cinebench - YouTube](https://i.ytimg.com/vi/moAe8T4CzBY/hq720.jpg?sqp=-oaymwE7CK4FEIIDSFryq4qpAy0IARUAAAAAGAElAADIQj0AgKJD8AEB-AHUBoAC4AOKAgwIABABGFkgWShZMA8=&rs=AOn4CLC2iiiiAcy5Q_vOUaCkVzk8OFW3Kw)